

Listing of Claims:

1 1. (Currently Amended) A charge coupled device made according to a
2 standard CMOS process on a substrate of a first conductivity type, the charge coupled
3 device comprising:

4 a dielectric layer overlaying at least a portion of the substrate, the
5 dielectric layer being a gate dielectric layer formed according to the standard CMOS
6 process and

7 at least two gate electrodes overlaying the dielectric layer, the at least
8 two gate electrodes defining at least two charge wells, the at least two gate electrodes
9 being separated by an inter-electrode gap; and

10 means for stabilizing the inter-electrode gap.

a' 1 2. (Currently amended) ~~A charge coupled device according to claim~~
2 1, A charge coupled device made according to a standard CMOS process on a substrate of
3 a first conductivity type, the charge coupled device comprising:

4 a dielectric layer overlaying at least a portion of the substrate, and

5 at least two gate electrodes overlaying the dielectric layer, the at least
6 two gate electrodes defining at least two charge wells, the at least two gate electrodes
7 being separated by an inter-electrode gap; and

8 ~~wherein the at least two charge well areas are formed in a semiconductor~~
9 ~~material of a first conductivity type and the means for stabilizing the inter-electrode~~
10 ~~gap includes a semiconductor region of the first conductivity type but having a different~~
11 ~~dopant concentration than the substrate, in the inter-electrode gap~~ for stabilizing the
12 inter-electrode gap.

1 3. (Currently Amended) A charge coupled device according to claim 1,
2 wherein the means for stabilizing the inter-electrode gap includes:

3 a further dielectric layer formed over the at least two gate electrodes; and

Reply to Office Action of January 3, 2003

4 a further gate electrode formed overlying the further dielectric layer and
5 selectively positioned over the inter-electrode gap.

1 4. (Currently Amended) A charge coupled device according to claim 3,
2 wherein the further dielectric layer is one of a gate oxide layer and a field oxide layer
3 formed according to the standard CMOS process.

1 5. (Original) A charge coupled device according to claim 3, wherein the
2 further gate electrode is formed from one of metal and polysilicon.

1 6. (Original) A charge coupled device according to claim 3, wherein the
2 at least two charge well areas are formed in a semiconductor material of the first
3 conductivity type and the charge coupled device further includes a semiconductor
4 region of the first conductivity type, formed in the semiconductor material beneath the
5 inter-electrode gap, and having a different dopant concentration than the
6 semiconductor material forming the at least two charge well areas.

1 7. (Original) A charge coupled device according to claim 1, wherein the
2 means for stabilizing the inter-electrode gap includes means for applying respective bias
3 potentials to the at least two gate electrodes, the bias potentials being sufficient to cause
4 fringing fields from the at least two gate electrodes to extend into the inter-electrode gap.

1 8. (Original) A charge coupled device according to claim 1, wherein a first
2 one of the charge well areas and its corresponding gate electrode form a photogate
3 optical sensor and the charge coupled device further comprises:

4 a well region of a first conductivity type, adjacent to the photogate for
5 forming a charge barrier well, the charge barrier well being configured to divert
6 photocarriers into at least the photogate; and

7 a diffusion region of a second conductivity type, different from the first
8 conductivity type, the diffusion region being formed inside the charge barrier well and
9 being configured as an anti-blooming drain.

1 9. (Original) A charge coupled device according to claim 8, further
2 including:

Amended April 3, 2003

Reply to Office Action of January 3, 2003

3 a further well region of the first conductivity type, the further well region
4 forming a further charge barrier well; and

5 a plurality of further diffusion regions of the second conductivity type in the
6 further charge barrier well, the plurality of further diffusion regions forming a charge sink
7 and a plurality of transistors, wherein one of the at least two gate electrodes that is not a
8 photogate overlies a portion of the further charge barrier well adjacent to the charge sink.

1 10. (Original) A charge coupled device according to claim 9, wherein the
2 plurality of transistors include a reset transistor and an emitter follower amplifier, both
3 coupled to the charge sink.

1 11. (Currently Amended) An optical sensor circuit for receiving
2 photocarriers from a source and being formed on a single monolithic substrate
3 comprising:

4 a charge coupled device (CCD) array, the array being formed of a
5 plurality of pixels constructed with a standard single polysilicon CMOS process, each
6 pixel including,

7 a first dielectric layer overlaying the substrate, the first dielectric
8 layer being a gate dielectric layer formed according to the standard CMOS
9 process;

10 at least two gate electrodes overlaying the first dielectric layer
11 and defining at least two charge wells, respectively, wherein adjacent ones of
12 the at least two gate electrodes are separated by an inter-electrode gap, a
13 combination of one of the at least two charge wells and its respective overlaying
14 gate electrode forming a photogate optical sensor and a combination of another
15 one of the at least two charge wells and its respective overlaying gate electrode
16 forming a transfer gate; and

17 means for stabilizing the inter-electrode gap.

1 12. (Original) An optical sensor according to claim 11, wherein the at
2 least two charge well areas are formed in a semiconductor material of a first
3 conductivity type and the CCD array further includes a semiconductor region of the first

Reply to Office Action of January 3, 2003

4 conductivity type and having a different dopant concentration than the semiconductor
5 material forming the at least two charge well areas, the further semiconductor region
6 being formed in the semiconductor material, beneath the inter-electrode gap.

1 13. (Original) An optical sensor according to claim 11, further comprising:

2 a well region of the first conductivity type, adjacent to the photogate for
3 forming a charge barrier well, the charge barrier well being configured to divert
4 photocarriers into at least the photogate; and

5 a diffusion region of a second conductivity type, different from the first
6 conductivity type, the diffusion region being formed inside the charge barrier well and
7 being configured as an anti-blooming drain.

1 14. (Original) An optical sensor according to claim 13, further including:

2 a further well region of the first conductivity type, the further well region
3 forming a further charge barrier well; and

4 a plurality of further diffusion regions of the second conductivity type in the
5 further charge barrier well, the plurality of further diffusion regions forming a charge sink
6 and a plurality of transistors, wherein one of the at least two gate electrodes that is not a
7 photogate overlies a portion of the further charge barrier well adjacent to the charge sink.

1 15. (Original) A charge coupled device according to claim 13, wherein the
2 plurality of transistors include a reset transistor and an emitter follower amplifier, both
3 coupled to the charge sink.

1 16. (Original) An imager system comprising:

2 a single monolithic integrated circuit including:

3 a charge coupled device (CCD) imager array; and

4 a complementary metal oxide semiconductor (CMOS) analog to digital
5 converter coupled to receive image signals from the CCD imager array.

24
out

Amended dated April, 3, 2003

Reply to Office Action of January 3, 2003

1 17. (Original) A camera system comprising:
2 a single monolithic integrated circuit including:
3 a charge coupled device (CCD) imager array; and
4 a complementary metal oxide semiconductor (CMOS) analog to
5 digital converter coupled to receive image signals from the CCD imager array;
6 and
7 optics configured to focus radiation onto the CCD imager array.

1 18. (Currently Amended) A charge coupled device made according to a
2 standard single polysilicon CMOS process, the charge coupled device comprising:
3 a substrate of a first conductivity type;
4 a well region of a second conductivity type, opposite to the first
5 conductivity type;
6 an oxide layer formed over at least the well region, the oxide layer being
7 a gate oxide layer formed according to the standard single polysilicon CMOS process;
8 first and second polysilicon gate electrodes formed on the oxide layer
9 over the well region, the first and second gate electrodes being separated by an inter-
10 electrode gap, wherein the combination of the first and second polysilicon gate
11 electrodes, the oxide layer and the well region form a buried channel CCD register.

1 19. Canceled.

1 20. (Original) A back illuminated imager comprising:
2 a substrate of a first conductivity type having a front side and a back
3 side;
4 a photodetector formed in the front side of the substrate;

Reply to Office Action of January 3, 2003

5 a well region of a second conductivity type, opposite to the first
6 conductivity type, formed in the front side of the substrate and separate from the
7 photodetector, the well region and the substrate forming a semiconductor junction; and

8 at least one diffusion region in the well region of the second conductivity
9 type forming a component of the back illuminated imager;

10 whereby the component of the back illuminated imager is shielded from
11 photocarriers generated in response to photons received at the back side of the
12 substrate by the semiconductor junction.

1 21. (Original) An electronic camera system comprising:

2 an imager formed according to one of claims 18, 19 and 20; and

3 optics that are configured to focus radiation onto the imager.

1 22 -30 Canceled.

1 31. (Newly Added) The charge coupled device of claim 1, wherein the
2 charge coupled device includes a transmission channel and the transmission channel is
3 an N-well formed according to the standard CMOS process.

1 32. (Newly Added) The charge coupled device of claim 1, wherein the at
2 least two gate electrodes include at least two polysilicon gate electrodes formed
3 according to the standard CMOS process.